×ðÁú¿­Ê±¹ÙÍøµÇ¼

»ùÓÚfpgaµÄǶÈëʽÍƼöÊé¼®

Õë¶Ô fpga ǶÈëʽϵͳѧϰÍƼöµÄÊé¼®£º³õѧÕßÊé¼®£ºfpga »ù´¡£º´Ó¹¹½¨Ä£¿éµ½ÏÖʵÉè¼Æ (µÚ 2 °æ)fpga ±à³Ì£º×ÛºÏÈëÃŽø½×Êé¼®£ºfpga ǶÈëʽϵͳÉè¼Æ£ºÒÔ mips ´¦ÀíÆ÷ΪÀýfpga ϵͳ½á¹¹£ºÏµÍ³¼¶Éè¼ÆÌض¨Æ½Ì¨Êé¼®£ºxilinx zynq soc ϵͳ½á¹¹ºÍ¿ª·¢£º»ùÓÚ arm cortex-a9 µÄǶÈëʽϵͳaltera soc fpga ¿ª·¢£º»ùÓÚ soc fpga ¹¹½¨¸ß¼¶Ç¶ÈëʽϵͳÉè¼ÆÊÖÒÕÊé¼®£º»ùÓÚ fpga µÄ¸ßËÙǶÈëʽϵͳÉè¼Æ£ºÔ­ÔòÓëÒªÁìfpga Êý×ÖÐźŴ¦Àí

FPGAǶÈëʽϵͳÍƼöÊé¼®

FPGA£¨ÏÖ³¡¿É±à³ÌÃÅÕóÁУ©ÊÇÒ»Öֿɱà³ÌÂß¼­Æ÷¼þ £¬ÓÉÓÚÆä²¢Ðд¦ÀíÄÜÁ¦ºÍ¶¨ÖÆÎÞаÐÔ £¬ÔÚǶÈëʽϵͳÉè¼ÆÖлñµÃÆÕ±éÓ¦Óá£ÒÔÏÂÊÇÕë¶ÔFPGAǶÈëʽϵͳѧϰÍƼöµÄÊé¼®£º

³õѧÕßÊé¼®£º

  • FPGA»ù´¡£º´Ó¹¹½¨Ä£¿éµ½ÏÖʵÉè¼Æ (µÚ2°æ) £¬×÷ÕߣºClive Maxfield
  • FPGA±à³Ì£º×ÛºÏÈëÃÅ £¬×÷ÕߣºRolf Ostermann

½ø½×Êé¼®£º

  • FPGAǶÈëʽϵͳÉè¼Æ£ºÒÔMIPS´¦ÀíÆ÷ΪÀý £¬×÷ÕߣºMartin Thompson
  • FPGAϵͳ½á¹¹£ºÏµÍ³¼¶Éè¼Æ £¬×÷ÕߣºYeh-Chin Chang

Ìض¨Æ½Ì¨Êé¼®£º

  • Xilinx Zynq SoCϵͳ½á¹¹ºÍ¿ª·¢£º»ùÓÚARM Cortex-A9µÄǶÈëʽϵͳ £¬×÷ÕߣºSomasegarrao Vadlamani
  • Altera SoC FPGA¿ª·¢£º»ùÓÚSoC FPGA¹¹½¨¸ß¼¶Ç¶Èëʽϵͳ £¬×÷ÕߣºRobert Swan

Éè¼ÆÊÖÒÕÊé¼®£º

  • »ùÓÚFPGAµÄ¸ßËÙǶÈëʽϵͳÉè¼Æ£ºÔ­ÔòÓëÒªÁì £¬×÷ÕߣºXiaofan Lin
  • FPGAÊý×ÖÐźŴ¦Àí£ºÉè¼ÆºÍʵÏÖ £¬×÷ÕߣºVenkata Madishetti

ÆäËûÓÐÓÃ×ÊÔ´£º

  • FPGAÉè¼ÆÔÚÏ߿γ̣ºCoursera¡¢edXµÈƽ̨ÌṩÃâ·Ñ»ò¸¶·ÑµÄFPGAÉè¼ÆÔÚÏ߿γÌ¡£
  • ¹©Ó¦ÉÌÎĵµ£ºXilinx¡¢IntelµÈFPGA¹©Ó¦ÉÌÌṩÖÜÈ«µÄÎĵµºÍ½Ì³Ì¡£
  • ÉçÇøÂÛ̳£ºXilinx¡¢AlteraµÈ³§É̵ÄÔÚÏßÉçÇøÌṩÊÖÒÕÖ§³ÖºÍÌÖÂÛ¡£

Ñ¡Ê齨Ò飺

ÔÚÑ¡ÔñÊ鼮ʱ £¬Ó¦Ë¼Á¿ÄúµÄÊÖÒÕˮƽºÍÏîÄ¿ÐèÇó¡£³õѧÕßÓ¦´Ó»ù´¡Êé¼®×îÏÈ £¬¶ø¾ßÓÐ FPGA ÂÄÀúµÄÈËÔò¿ÉÒÔ̽Ë÷¸ü¸ß¼¶µÄÖ÷Ìâ¡£Ìض¨ÁìÓòµÄÊé¼®¿ÉÌṩÕë¶ÔÌض¨Æ½Ì¨»òÉè¼ÆµÄÉîÈë֪ʶ¡£

ÒÔÉϾÍÊÇ»ùÓÚfpgaµÄǶÈëʽÍƼöÊé¼®µÄÏêϸÄÚÈÝ £¬¸ü¶àÇë¹Ø×¢±¾ÍøÄÚÆäËüÏà¹ØÎÄÕ£¡

ÃâÔð˵Ã÷£ºÒÔÉÏչʾÄÚÈÝȪԴÓÚÏàÖúýÌå¡¢ÆóÒµ»ú¹¹¡¢ÍøÓÑÌṩ»òÍøÂçÍøÂçÕûÀí £¬°æȨÕùÒéÓë±¾Õ¾ÎÞ¹Ø £¬ÎÄÕÂÉæ¼°¿´·¨Óë¿´·¨²»´ú±í×ðÁú¿­Ê±¹ÙÍøµÇ¼ÂËÓÍ»úÍø¹Ù·½Ì¬¶È £¬Çë¶ÁÕß½ö×ö²Î¿¼¡£±¾ÎĽӴýתÔØ £¬×ªÔØÇë˵Ã÷À´ÓÉ¡£ÈôÄúÒÔΪ±¾ÎÄÇÖÕ¼ÁËÄúµÄ°æȨÐÅÏ¢ £¬»òÄú·¢Ã÷¸ÃÄÚÈÝÓÐÈκÎÉæ¼°ÓÐÎ¥¹«µÂ¡¢Ã°·¸Ö´·¨µÈÎ¥·¨ÐÅÏ¢ £¬ÇëÄúÁ¬Ã¦ÁªÏµ×ðÁú¿­Ê±¹ÙÍøµÇ¼ʵʱÐÞÕý»òɾ³ý¡£

Ïà¹ØÐÂÎÅ

ÁªÏµ×ðÁú¿­Ê±¹ÙÍøµÇ¼

18523999891

¿É΢ÐÅÔÚÏß×Éѯ

ÊÂÇéʱ¼ä£ºÖÜÒ»ÖÁÖÜÎå £¬9:30-18:30 £¬½ÚãåÈÕÐÝÏ¢

QR code
ÍøÕ¾µØͼ